Cover Image

Skew-tolerant circuit design /

Show other versions (2)

As advances in technology and circuit design boost operating frequencies of microprocessors, DSPs and other fast chips, new design challenges continue to emerge. One of the major performance limitations in today's chip designs is clock skew, the uncertainty in arrival times between a pair of cl...

Full description

Bibliographic Details
Main Author: Harris, David (David Lewis)
Corporate Author: ScienceDirect (Online service)
Format: eBook
Language:English
Language Notes:English.
Published: San Francisco : Morgan Kaufmann Publishers, ©2001.
Series:Morgan Kaufmann series in computer architecture and design.
Subjects:
Timing circuits > Design and construction.
Integrated circuits > Very large scale integration > Design and construction.
Synchronization.
Synchronisation.
TECHNOLOGY & ENGINEERING > Electronics > Circuits > Integrated.
TECHNOLOGY & ENGINEERING > Electronics > Circuits > General.
Integrated circuits > Very large scale integration > Design and construction
Synchronization
Timing circuits > Design and construction
Electronic books.
Online Access:Connect to the full text of this electronic book

Internet

Connect to the full text of this electronic book

Available Online

Holdings details from Available Online
Call Number: TK7868.T5 H37 2001eb
 
Call Number Status Get It
TK7868.T5 H37 2001eb Available