Verification techniques for system-level design /
This book will explain how to verify SoC logic designs using formal and semi-formal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as...
| Main Author: | |
|---|---|
| Corporate Author: | |
| Other Authors: | , |
| Format: | eBook |
| Language: | English |
| Language Notes: | English. |
| Published: |
Amsterdam ; Boston :
Morgan Kaufmann Publishers,
©2008.
|
| Series: | Morgan Kaufmann series in systems on silicon.
|
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book |
Search Result 1
Search Result 2
Search Result 3