Nano-CMOS gate dielectric engineering /
According to Moore's Law, not only does the number of transistors in an integrated circuit double every two years, but transistor size also decreases at a predictable rate. At the rate we are going, the downsizing of CMOS transistors will reach the deca-nanometer scale by 2020. Accordingly, the...
| Main Author: | |
|---|---|
| Corporate Author: | |
| Format: | eBook |
| Language: | English |
| Language Notes: | English. |
| Published: |
Boca Raton :
CRC Press,
2012.
|
| Edition: | 1st edition. |
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book |
| Summary: | According to Moore's Law, not only does the number of transistors in an integrated circuit double every two years, but transistor size also decreases at a predictable rate. At the rate we are going, the downsizing of CMOS transistors will reach the deca-nanometer scale by 2020. Accordingly, the gate dielectric thickness will be shrunk to less than half-nanometer oxide equivalent thickness (EOT) to maintain proper operation of the transistors, leaving high-k materials as the only viable solution for such small-scale EOT. This comprehensive, up-to-date text covering the physics, |
|---|---|
| Item Description: | Description based upon print version of record. |
| Physical Description: | 1 online resource (245 p.) |
| Bibliography: | Includes bibliographical references. |
| ISBN: | 1315217392 9781315217390 1283350459 9781283350457 9786613350459 6613350451 1439849609 9781439849606 |