Design of cost-efficient interconnect processing units : Spidergon STNoC /
This book presents streamlined design solutions specifically for NoC. To solve critical network-on-chip (NoC) architecture and design problems related to structure, performance and modularity, engineers generally rely on guidance from the abundance of literature about better-understood system-level...
| Corporate Author: | |
|---|---|
| Other Authors: | |
| Format: | eBook |
| Language: | English |
| Published: |
Boca Raton :
CRC Press,
©2009.
|
| Series: | System-on-chip design and technologies.
|
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book |
Internet
Connect to the full text of this electronic bookAvailable Online
| Call Number: |
TK5105.546 .D47 2009eb |
|
|---|---|---|
| Call Number | Status | Get It |
| TK5105.546 .D47 2009eb | Available | |