Text this: Digital Timing Macromodeling for VLSI Design Verification /