Digital Timing Macromodeling for VLSI Design Verification /

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level s...

Full description

Bibliographic Details

Main Author:	Kong, Jeong-Taek
Corporate Author:	SpringerLink (Online service)
Other Authors:	Overhauser, David
Format:	eBook
Language:	English
Published:	Boston, MA : Springer US, 1995.
Series:	Springer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing ; 319.
Subjects:	Engineering. Computer-aided design. Computer engineering. Systems engineering. Electronic books.
Online Access:	Connect to the full text of this electronic book