Formal Semantics for VHDL /

It is recognized that formal design and verification methods are an important requirement for the attainment of high quality system designs. The field has evolved enormously during the last few years, resulting in the fact that formal design and verification methods are nowadays supported by several...

Full description

Bibliographic Details

Main Author:	Delgado Kloos, Carlos
Corporate Author:	SpringerLink (Online service)
Other Authors:	Breuer, Peter T.
Format:	eBook
Language:	English
Published:	Boston, MA : Springer US, 1995.
Series:	Kluwer international series in engineering and computer science. VLSI, computer architecture, and digital signal processing ; 307.
Subjects:	Engineering. Computer input-output equipment. Electronic data processing. Computer engineering. Systems engineering. Electronic books. Computers.
Online Access:	Connect to the full text of this electronic book