Email Record: Area and energy efficient VLSI architectures for low-density parity-check decoders using an on-the-fly computation /