Cover Image

System-on-chip test architectures : nanometer design for testability /

Show other versions (2)

Bibliographic Details
Other Authors:	Wang, Laung-Terng, Stroud, Charles E., Touba, Nur A.
Format:	Book
Language:	English
Published:	Amsterdam ; Boston : Morgan Kaufmann Publishers, [2008]
Series:	Morgan Kaufmann series in systems on silicon.
Subjects:	Systems on a chip > Testing. Integrated circuits > Very large scale integration > Testing. Integrated circuits > Very large scale integration > Design.
Online Access:	Table of contents only

Similar Items

System-on-chip test architectures : nanometer design for testability /
Published: (2008)

System-on-chip test architectures : nanometer design for testability /
Published: (2008)

VLSI test principles and architectures : design for testability /
Published: (2006)

Self-testing VLSI design /
by: I͡Armolik, V. N. (Vi͡acheslav Nikolaevich)
Published: (1993)

LSI/VLSI testability design /
by: Tsui, Frank F.
Published: (1987)

VLSI test principles and architectures : design for testability /
Published: (2006)

Design & test techniques for VLSI & WSI circuits /
Published: (1989)

Diagnostic measurements in LSI/VLSI integrated circuits production /
by: Jakubowski, Andrzej
Published: (1991)

Hierarchical modeling for VLSI circuit testing /
by: Bhattacharya, Debashis, 1961-
Published: (1990)

Design of system on a chip : devices & components /
Published: (2004)

Rapid reliability assessment of VLSICs /
Published: (1990)

From contamination to defects, faults, and yield loss : simulation and applications /
by: Khare, Jitendra B.
Published: (1996)

Genetic algorithms for VLSI design, layout & test automation /
by: Mazumder, Pinaki
Published: (1999)

VLSI test principles and architectures : design for testability /
Published: (2006)

Unified methods for VLSI simulation and test generation /
by: Cheng, Kwang-Ting, 1961-
Published: (1989)

VLSI-SOC, from systems to chips : IFIP TC 10/ WG 10.5 Twelfth International Conference on Very Large Scale Integration of System on Chip (VLSI-SoC 2003), December 1-3, 2003, Darmstadt, Germany /
Published: (2006)

Power-constrained testing of VLSI circuits /
by: Nicolici, Nicola
Published: (2003)

Power-constrained testing of VLSI circuits /
by: Nicolici, Nicola
Published: (2003)

VLSI testing /
Published: (1986)

Introduction to VLSI testing /
by: Feugate, Robert J., 1946-
Published: (1988)

VLSI testing : digital and mixed analogue/digital techniques /
by: Hurst, S. L. (Stanley Leonard)
Published: (1998)

Proceedings of the ... IEEE VLSI Test Symposium : VTS.

Power-constrained testing of VLSI circuits /
by: Nicolici, Nicola
Published: (2003)

Formal methods for VLSI design : IFIP WG 10.5 lecture notes /
Published: (1990)

Top-down digital VLSI design : from architectures to gate-level circuits and FPGAs /
by: Kaeslin, Hubert
Published: (2014)

IEEE/IFIP ... International Conference on VLSI and System-on-Chip : [proceedings].

Testing and diagnosis of VLSI and ULSI /
Published: (1988)

Design automation, languages, and simulations /
Published: (2003)

A designer's guide to asynchronous VLSI /
by: Beerel, Peter A.
Published: (2010)

Iddq testing for CMOS VLSI /
by: Rajsuman, Rochit
Published: (1995)

VLSI planarization : methods, models, implementation /
by: Feinberg, V.
Published: (1997)

Evaluation, selection and generation of Iddq tests /
by: Thadikaran, Paul J.
Published: (1996)

Mixed analog-digital VLSI devices and technology : an introduction /
by: Tsividis, Yannis
Published: (1996)

VLSI electronics : microstructure science, volume 7 /
Published: (1983)

Introduction to ID̳D̳Q̳ testing /
by: Chakravarty, Sreejit
Published: (1997)

VLSI system design : when and how to design very-large-scale integrated circuits /
by: Muroga, Saburo
Published: (1982)

VLSI digital signal processing systems : design and implementation /
by: Parhi, Keshab K., 1959-
Published: (1999)

Yield simulation for integrated circuits /
by: Walker, Duncan Moore Henry
Published: (1987)

The bounding approach to VLSI circuit simulation /
by: Zukowski, Charles A.
Published: (1986)

High-level test synthesis of digital VLSI circuits /
by: Lee, Mike Tien-Chien
Published: (1997)