Text this: Fault modeling, delay evaluation and path selection for delay test under process variation in nano-scale VLSI circuits /