Text this: Layout guidelines to minimize latchup in CMOS circuits using guard rings /