Text this: Timing analysis of digital circuits considering impact of capacitive crosstalk & process variation on path delays /