Text this: Design of a multithreaded instruction cache for a hyperscalar processor /