Text this: Hierarchical modeling for VLSI circuit testing /