Email Record: Hierarchical modeling for VLSI circuit testing /