Text this: Yield modelling and defect tolerance in VLSI :