Text this: LSI/VLSI testability design /