Email Record: LSI/VLSI testability design /