Search Results - computer program (fast OR last) ((https processing) OR (data processing)).

Search alternatives:

Refine Results
  1. 3061
  2. 3062
    Published 2002
    Connect to the full text of this electronic book
    eBook
  3. 3063
  4. 3064
    by Jeong, Hong
    Published 2014
    Table of Contents: ...10.2 Belief in Pairwise MRF System -- 10.3 BP in Discrete Space -- 10.4 BP in Vector Space -- 10.5 Flow Network for Energy Function -- 10.6 Swap Move Algorithm -- 10.7 Expansion Move Algorithm -- Problems -- References -- Part Four Verilog Design -- 11 Relaxation for Stereo Matching -- 11.1 Euler-Lagrange Equation -- 11.2 Discretization and Iteration -- 11.3 Relaxation Algorithm for Stereo Matching -- 11.4 Relaxation Machine -- 11.5 Overall System -- 11.6 IO Circuit -- 11.7 Updation Circuit -- 11.8 Circuit for the Data Term -- 11.9 Circuit for the Differential -- 11.10 Circuit for the Neighborhood -- 11.11 Functions for Saturation Arithmetic -- 11.12 Functions for Minimum Argument -- 11.13 Simulation -- Problems -- References -- 12 Dynamic Programming for Stereo Matching -- 12.1 Search Space -- 12.2 Line Processing -- 12.3 Computational Space -- 12.4 Energy Equations -- 12.5 DP Algorithm -- 12.6 Architecture -- 12.7 Overall Scheme -- 12.8 FIFO Buffer -- 12.9 Reading and Writing -- 12.10 Initialization -- 12.11 Forward Pass -- 12.12 Backward Pass -- 12.13 Combinational Circuits -- 12.14 Simulation -- Problems -- References -- 13 Systolic Array for Stereo Matching -- 13.1 Search Space -- 13.2 Systolic Transformation -- 13.3 Fundamental Systolic Arrays -- 13.4 Search Spaces of the Fundamental Systolic Arrays -- 13.5 Systolic Algorithm -- 13.6 Common Platform of the Circuits -- 13.7 Forward Backward and Right Left Algorithm -- 13.8 FBR and FBL Overall Scheme -- 13.9 FBR and FBL FIFO Buffer -- 13.10 FBR and FBL Reading and Writing -- 13.11 FBR and FBL Preprocessing -- 13.12 FBR and FBL Initialization -- 13.13 FBR and FBL Forward Pass -- 13.14 FBR and FBL Backward Pass -- 13.15 FBR and FBL Simulation -- 13.16 Backward Backward and Right Left Algorithm -- 13.17 BBR and BBL Overall Scheme -- 13.18 BBR and BBL Initialization -- 13.19 BBR and BBL Forward Pass....
    Connect to the full text of this electronic book
    eBook
  5. 3065
  6. 3066
  7. 3067
  8. 3068
  9. 3069
    by Green, M. David
    Published 2016
    Connect to the full text of this electronic book
    eBook
  10. 3070
  11. 3071
  12. 3072
    Published 2010
    Connect to this streaming video (Alexander Street Press)
    Video
  13. 3073
  14. 3074
    by Steinmetz, Ralf
    Published 2004
    Connect to the full text of this electronic book
    eBook
  15. 3075
  16. 3076
  17. 3077
    by Fieldsteel, Eli
    Published 2024
    Book
  18. 3078
  19. 3079
    Published 2023
    Table of Contents: ...2nd International Workshop on Malleability Techniques Applications in High-Performance Computing (HPCMALL) -- From Static to Malleable: Improving Flexibility and Compatibility in Burst Buffer File Systems -- Malleable techniques and resource scheduling to improve energy efficiency in parallel applications -- Towards Achieving Transparent Malleability Thanks to MPI Process Virtualization -- A Case Study on PMIx-usage for Dynamic Resource Management -- Malleable and adaptive ad-hoc file system for data intensive workloads in HPC applications -- Malleable and adaptive ad-hoc file system for data intensive workloads in HPC applications -- Towards Smarter Schedulers: Molding Jobs into the Right Shape via Monitoring and Modeling -- 18th Workshop on Virtualization in High-Performance Cloud Computing (VHPC 23) -- Improving live migration efficiency in QEMU: a paravirtualized approach -- Performance losses with virtualization: Comparing bare metal to VMs and containers -- Real-Time Unikernels: a First Look -- Accelerating Scientific Applications with the Quantum Edge: a Drug Design Use Case -- Event-Driven Chaos Testing For Containerized Applications -- HPC I/O in the Data Center (HPC IODC) -- Analyzing Parallel Applications for Unnecessary I/O Semantics That Inhibit File System Performance -- Workshop on Converged Computing of Cloud, HPC, and Edge (WOCC'23) -- Running Kubernetes Workloads on HPC -- A GPU-accelerated Molecular Docking Workflow with Kubernetes and Apache Airflow -- Cloud-Bursting and Autoscaling for Python-Native Scientific Workflows Using Ray -- Understanding System Resilience for Converged Computing of Cloud, Edge, and HPC -- Estimating the Energy Consumption of Applications in the Computing Continuum with iFogSim -- 7th International Workshop on In Situ Visualization (WOIV'23) -- Inshimtu - A Lightweight In Situ Visualization "Shim" -- Catalyst-ADIOS2: in transit analysis for numerical simulations using Catalyst 2 API -- A Case Study on Providing Accessibility-Focused In-Transit Architectures for Neural Network Simulation and Analysis -- Workshop on Monitoring and Operational Data Analytics (MODA23) -- Automatic Detection of HPC Job Inefficiencies at TU Dresden's HPC center with PIKA -- ML-based methodology for HPC facilities supervision -- A Fast Simulator to Enable HPC Scheduling Strategy Comparisons -- 2nd Workshop on Communication, I/O, and Storage at Scale on Next-Generation Platforms: Scalable Infrastructures -- Application Performance Analysis: a Report on the Impact of Memory Bandwidth -- DAOS beyond Persistent Memory: Architecture and Initial Performance Results -- Enabling Multi-level Network Modeling in Structural Simulation Toolkit for Next-Generation HPC Network Design Space Exploration -- Portability and Scalability of OpenMP Offloading on State-of-the-art Accelerators -- An Earlier Experiences towards Optimizing Apache Spark over Frontera Supercomputer -- Bandwidth Limits in the Intel Xeon Max (Sapphire Rapids with HBM) Processors -- First International Workshop on RISC-V for HPC -- Test-driving RISC-V Vector hardware for HPC -- Backporting RISC-V Vector assembly -- Functional Testing with STLs: A Step Towards Reliable RISC-V-based HPC Commodity Clusters -- Challenges and Opportunities for RISC-V Arquitectures towards Genomics-based Workloads -- Optimizations for Very Long and Sparse Vector Operations on a RISC-V VPU : A Work-in-progress -- Performance Modelling-driven Optimization of RISC-V Hardware for Efficient SpMV -- Prototyping reconfigurable RRAM-based AI accelerators using the RISC-V ecosystem and Digital Twins -- Optimization of the FFT algorithm on RISC-V CPUs -- Software Development Vehicles to enable extended and early co-design: a RISC-V and HPC case of study -- Evaluation of HPC Workloads Running on Open-Source RISC-V Hardware -- Accelerating Neural Networks using Open Standard Software on RISC-V -- Second Combined Workshop on Interactive and Urgent Supercomputing (CWIUS) -- From Desktop to Supercomputer: Computational Fluid Dynamics Augmented by Molecular Dynamics using MaMiCo and preCICE -- Open OnDemand Connector for Amazon Elastic Kubernetes Service -- HPC on Heterogeneous Hardware (H3) -- GEMM-Like Convolution for Deep Learning Inference on the Xilinx Versal -- An Investigation into the Performance and Portability of SYCL Compiler Implementations -- Observed Memory Bandwidth and Power Usage on FPGA Platforms with oneAPI and Vitis HLS: A Comparison with GPUs -- Evaluating Quantum Algorithms for Linear Algebra Workflows -- Exploring the Use of Dataflow Architectures for Graph Neural Network Workloads -- OpenACC unified programming environment for multi-hybrid acceleration with GPU and FPGA....
    Connect to the full text of this electronic book
    eBook
  20. 3080