Phase-locked loop frequency synthesis method /

Phase-Locked Loop Frequency Synthesis Methods introduces an efficient, modern approach to PLL frequency synthesis using multifrequency phase detection (MFPD) and phase-domain synthesis methodologies. These techniques deliver both exceptional high spectral purity and necessary fast frequency agility...

Full description

Bibliographic Details
Main Author: Koslov, Vitaly
Format: Book
Language:English
Published: Boston : Artech House, [2025].
Subjects:

MARC

Tag First Indicator Second Indicator Subfields
LEADER 00000cam a2200000 i 4500
001 in00005777616
003 OCoLC
005 20260702155416.5
008 251126t20252025maua b 001 0 eng d
035 |a (OCoLC)1553728192 
040 |a YDX  |e rda  |c YDX  |d ALM  |d BWK 
020 |a 1685691013 
020 |a 9781685691011 
050 4 |a TK7872.P38  |b K67 2025 
082 0 |a 621.3815364  |2 23 
100 1 |a Koslov, Vitaly. 
245 1 0 |a Phase-locked loop frequency synthesis method /  |c Vitaly Koslov. 
264 1 |a Boston :  |b Artech House,  |c [2025]. 
264 4 |c ©2025. 
300 |a 141 pages :  |b illustrations ;  |c 24 cm. 
336 |a text  |b txt  |2 rdacontent 
337 |a unmediated  |b n  |2 rdamedia 
338 |a volume  |b nc  |2 rdamedia 
504 |a Includes bibliographical references (page 133) and index. 
520 |a Phase-Locked Loop Frequency Synthesis Methods introduces an efficient, modern approach to PLL frequency synthesis using multifrequency phase detection (MFPD) and phase-domain synthesis methodologies. These techniques deliver both exceptional high spectral purity and necessary fast frequency agility within a compact, single-loop architecture. This specialized text provides a streamlined path to smaller, cleaner and more reliable synthesizer designs, effectively eliminating the traditional divider-ratio limits and bottlenecks inherent in older constructs. Bridge theoretical concepts to direct hardware implementation with practical, bench-ready methods. Learn how to apply MFPD for effective suppression of fractional spurs and fundamental phase noise. Detailed analysis reveals how PDS and advanced PDS-DSM architectures deliver rapid lock times and fine resolution within a single loop. Practitioners gain the insight necessary to understand the tradeoffs between integer-N, fractional-N, DDS-assisted and MFPD-based topologies, enabling the immediate selection and optimization required for stringent performance requirements. Master design methods to tune loop parameters, choose components and manage power budgets to meet the most demanding spectral masks. Supported by 56 detailed illustrations, more than fifty equations and clear performance comparisons, this is an essential tool for RF, microwave and systems engineers developing sophisticated local oscillators and synthesizers. The implementation-focused material offers the guidance required for high-stakes applications in communications, radar, electronic warfare and instrumentation systems. Real-world examples demonstrate how each technique performs under practical constraints, empowering professionals to cut parts count, reduce overall system complexity and move confidently from design theory to fully realized hardware. 
650 0 |a Phase-locked loops. 
945 |b 691672 
947 |a A14852274027 
948 |a dmitchel 7/2/26 10.50.40 
980 |b print  |c 40033134114  |f NONFIC/B  |g 565714  |k USD  |m 83.20  |q 1  |s AcqMono Conventional  |t Approval plan  |u Vendor order reference number  |v ZYBP  |y Print approval  |z Physical resource 
999 f f |i ea07cabc-9b8c-42e5-8f7a-6eefcbdba1fd  |s 1324f113-eaee-431e-8b62-09c711a9b026  |t 0 
952 f f |p normal  |a Texas A&M University  |b College Station  |c Sterling C. Evans Library  |s Evans stk  |d Evans: Library Stacks  |t 0  |e TK7872.P38 K67 2025  |h Library of Congress classification  |i unmediated -- volume  |m A14852274027 
998 f f |a TK7872.P38 K67 2025  |t 0  |l Evans: Library Stacks