Very-Large-Scale Integration Physical Design : Engineering Change Order and Timing Design Rule Check.
This book presents an innovative approach to rectify Timing-Design Rule Check (TDRC) violations in Very-Large-Scale Integration (VLSI) chip design. Through the utilization of Tool Command Language (TCL) scripting, this automated solution streamlines the Engineering Change Order (ECO) process, offeri...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | eBook |
| Language: | English |
| Published: |
Newcastle-upon-Tyne :
Cambridge Scholars Publishing,
2025.
|
| Subjects: |
| Summary: | This book presents an innovative approach to rectify Timing-Design Rule Check (TDRC) violations in Very-Large-Scale Integration (VLSI) chip design. Through the utilization of Tool Command Language (TCL) scripting, this automated solution streamlines the Engineering Change Order (ECO) process, offering efficiency, accuracy, and accessibility. By incorporating various strategies such as cell up-sizing, low threshold voltage cell swapping, and buffer insertion, t. |
|---|---|
| Physical Description: | 1 online resource (176 p.) |
| ISBN: | 9781036440541 (electronic bk.) 1036440540 |