Text this: Logic synthesis for FPGA-based mealy finite state machines :