Email Record: Designing with FPGAs and CPLDs /