Text this: SystemVerilog assertions handbook :