Switch/Router Architectures : Shared-Bus and Shared-Memory Based Systems /
A practicing engineer's inclusive review of communication systems based on shared-bus and shared-memory switch/router architectures This book delves into the inner workings of router and switch design in a comprehensive manner that is accessible to a broad audience. It begins by describing the...
| Main Author: | |
|---|---|
| Format: | eBook |
| Language: | English |
| Published: |
Piscataway, NJ :
Wiley-IEEE Press,
2018.
|
| Series: | IEEE series on mobile & digital communication.
|
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book |
Table of Contents:
- About the Author vii
- Preface ix
- 1 Introduction to Switch/Router Architectures 1
- 2 Understanding Shared-Bus and Shared-Memory Switch Fabrics 17
- 3 Shared-Bus and Shared-Memory-Based Switch/Router Architectures 43
- 4 Software Requirements for Switch/Routers 61
- 5 Architectures with Bus-Based Switch Fabrics: Case Study-DECNIS 500/600 Multiprotocol Bridge/Router 87
- 6 Architectures with Bus-Based Switch Fabrics: Case Study-Fore Systems Powerhub Multilayer Switches 111
- 7 Architectures with Bus-Based Switch Fabrics: Case Study-Cisco Catalyst 6000 Series Switches 129
- 8 Architectures with Shared-Memory-Based Switch Fabrics: Case Study-Cisco Catalyst 3550 Series Switches 151
- 9 Architectures with Bus-Based Switch Fabrics: Case Study-Cisco Catalyst 6500 Series Switches with Supervisor Engine 32 171
- 10 Architectures with Shared-Memory-Based Switch Fabrics: Case Study-Cisco Catalyst 8500 CSR Series 191
- 11 Quality of Service Mechanisms in the Switch/Routers 213
- 12 Quality of Service Configuration Tools in Switch/Routers 227
- 13 Case Study: Quality of Service Processing in the Cisco Catalyst 6000 and 6500 Series Switches 249
- Appendix A: Ethernet
- Appendix B: IPv4 Packet
- References
- Index