Text this: System Verilog Assertions and Functional Coverage :