Skew-Tolerant Circuit Design /
As advances in technology and circuit design boost operating frequencies of microprocessors, DSPs and other fast chips, new design challenges continue to emerge. One of the major performance limitations in today's chip designs is clock skew, the uncertainty in arrival times between a pair of cl...
| Main Author: | |
|---|---|
| Corporate Author: | |
| Format: | eBook |
| Language: | English |
| Published: |
Morgan Kaufmann,
2000.
|
| Edition: | 1st edition. |
| Subjects: | |
| Online Access: | Connect to this electronic resource |
Search Result 1
Search Result 2