Vertical 3D Memory Technologies /

The large scale integration and planar scaling of individual system chips is reaching an expensive limit. If individual chips now, and later terrabyte memory blocks, memory macros, and processing cores, can be tightly linked in optimally designed and processed small footprint vertical stacks, then p...

Full description

Bibliographic Details
Main Author: Prince, Betty (Author)
Corporate Author: Safari, an O'Reilly Media Company
Format: eBook
Language:English
Published: Wiley, 2014.
Edition:1st edition.
Subjects:
Online Access:Connect to this electronic resource

MARC

Tag First Indicator Second Indicator Subfields
LEADER 00000uam a2200000 a 4500
001 in00004236304
005 20260123223447.5
006 m o d
007 cr cn
008 120115s2014 xx o eng
020 |z 9781118760512 
020 |z 1118760514 
020 |z 9781118760468 
035 |a (CaSebORM)9781118760468 
040 |d UtOrBLW 
041 0 |a eng 
100 1 |a Prince, Betty,  |e author.  |0 http://id.loc.gov/authorities/names/n83042037 
245 1 0 |a Vertical 3D Memory Technologies /  |c Prince, Betty. 
250 |a 1st edition. 
264 1 |b Wiley,  |c 2014. 
300 |a 1 online resource (368 pages) 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file 
520 |a The large scale integration and planar scaling of individual system chips is reaching an expensive limit. If individual chips now, and later terrabyte memory blocks, memory macros, and processing cores, can be tightly linked in optimally designed and processed small footprint vertical stacks, then performance can be increased, power reduced and cost contained. This book reviews for the electronics industry engineer, professional and student the critical areas of development for 3D vertical memory chips including: gate-all-around and junction-less nanowire memories, stacked thin film and double gate memories, terrabit vertical channel and vertical gate stacked NAND flash, large scale stacking of Resistance RAM cross-point arrays, and 2.5D/3D stacking of memory and processor chips with through-silicon-via connections now and remote links later. Key features: Presents a review of the status and trends in 3-dimensional vertical memory chip technologies. Extensively reviews advanced vertical memory chip technology and development Explores technology process routes and 3D chip integration in a single reference 
533 |a Electronic reproduction.  |b Boston, MA :  |c Safari,  |n Available via World Wide Web. 
538 |a Mode of access: World Wide Web. 
542 |f Copyright © Wiley 
588 |a Online resource; Title from title page (viewed October 6, 2014) 
500 |a Electronic resource. 
655 7 |a Electronic books.  |2 local 
710 2 |a Safari, an O'Reilly Media Company. 
856 4 0 |u https://proxy.library.tamu.edu/login?url=https://go.oreilly.com/TAMU/library/view/-/9781118760468/?ar  |z Connect to this electronic resource  |t 0 
999 f f |s b1a547b2-273c-3518-8a70-4f8a81cf806a  |i 5624f02d-c16a-3807-8f59-c7d76c900407  |t 0 
952 f f |a Texas A&M University  |b College Station  |c Electronic Resources  |s www_evans  |d Available Online  |t 0  |h No information provided 
998 f f |t 0  |l Available Online