The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors, 2nd Edition /

The Definitive Guide to the ARM® Cortex®-M0 and Cortex-M0+ Processors, Second Edition explains the architectures underneath ARM's Cortex-M0 and Cortex-M0+ processors and their programming techniques. Written by ARM's Senior Embedded Technology Manager, Joseph Yiu, the book is packed with e...

Full description

Bibliographic Details
Main Author: Yiu, Joseph (Author)
Corporate Author: Safari, an O'Reilly Media Company
Format: eBook
Language:English
Published: Newnes, 2015.
Edition:2nd edition.
Subjects:
Online Access:Connect to this electronic resource

MARC

Tag First Indicator Second Indicator Subfields
LEADER 00000uam a2200000 a 4500
001 in00004233521
005 20260129230006.5
006 m o d
007 cr cn
008 260615s2015 xx o eng
020 |z 9780128032787 
020 |z 9780128032770 
035 |a (CaSebORM)9780128032787 
040 |d UtOrBLW 
041 0 |a eng 
100 1 |a Yiu, Joseph,  |e author.  |0 http://id.loc.gov/authorities/names/nb2007027022 
245 1 4 |a The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors, 2nd Edition /  |c Yiu, Joseph. 
250 |a 2nd edition. 
264 1 |b Newnes,  |c 2015. 
300 |a 1 online resource (784 pages) 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file 
520 |a The Definitive Guide to the ARM® Cortex®-M0 and Cortex-M0+ Processors, Second Edition explains the architectures underneath ARM's Cortex-M0 and Cortex-M0+ processors and their programming techniques. Written by ARM's Senior Embedded Technology Manager, Joseph Yiu, the book is packed with examples on how to use the features in the Cortex-M0 and Cortex-M0+ processors. It provides detailed information on the instruction set architecture, how to use a number of popular development suites, an overview of the software development flow, and information on how to locate problems in the program code and software porting. This new edition includes the differences between the Cortex-M0 and Cortex-M0+ processors such as architectural features (e.g. unprivileged execution level, vector table relocation), new chapters on low power designs and the Memory Protection Unit (MPU), the benefits of the Cortex-M0+ processor, such as the new single cycle I/O interface, higher energy efficiency, better performance and the Micro Trace Buffer (MTB) feature, updated software development tools, updated Real Time Operating System examples using Keil™ RTX with CMSIS-RTOS APIs, examples of using various Cortex-M0 and Cortex-M0+ based microcontrollers, and much more. Provides detailed information on ARM® Cortex®-M0 and Cortex-M0+ Processors, including their architectures, programming model, instruction set, and interrupt handling Presents detailed information on the differences between the Cortex-M0 and Cortex-M0+ processors Covers software development flow, including examples for various development tools in both C and assembly languages Includes in-depth coverage of design approaches and considerations for developing ultra low power embedded systems, the benchmark for energy efficiency in microcontrollers, and examples of utilizing low power features in microcontrollers 
533 |a Electronic reproduction.  |b Boston, MA :  |c Safari,  |n Available via World Wide Web.  |d 2015. 
538 |a Mode of access: World Wide Web. 
542 |f Copyright Elsevier Science & Technology  |g 2015 
588 |a Online resource; Title from title page (viewed June 15, 2015) 
500 |a Electronic resource. 
655 7 |a Electronic books.  |2 local 
710 2 |a Safari, an O'Reilly Media Company. 
856 4 0 |u https://proxy.library.tamu.edu/login?url=https://go.oreilly.com/TAMU/library/view/-/9780128032787/?ar  |z Connect to this electronic resource  |t 0 
999 f f |s f52ef384-964f-3cfe-82a1-d68788737105  |i 29efa083-c89f-3f21-bc83-6bc5e130c16a  |t 0 
952 f f |a Texas A&M University  |b College Station  |c Electronic Resources  |s www_evans  |d Available Online  |t 0  |h No information provided 
998 f f |t 0  |l Available Online