Text this: SystemVerilog assertions and functional coverage :