Email Record: Hierarchical Modeling for VLSI Circuit Testing /