Text this: Layout Minimization of CMOS Cells /