Logic Synthesis for Low Power VLSI Designs /
Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synth...
| Main Author: | |
|---|---|
| Corporate Author: | |
| Other Authors: | |
| Format: | eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
1998.
|
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book |
Search Result 1
