Formal Equivalence Checking and Design Debugging /
Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to...
| Main Author: | |
|---|---|
| Corporate Author: | |
| Other Authors: | |
| Format: | eBook |
| Language: | English |
| Published: |
Boston, MA :
Springer US,
1998.
|
| Series: | Frontiers in electronic testing ;
12. |
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book |
Search Result 1
