SystemVerilog for design : a guide to using SystemVerilog for hardware design and modeling /
SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs...
| Main Author: | |
|---|---|
| Corporate Author: | |
| Other Authors: | , |
| Format: | eBook |
| Language: | English |
| Published: |
Norwell, Mass. :
Kluwer Academic,
[2004]
|
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book |
Search Result 1
Search Result 2