http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-2.xsd
a guide to using SystemVerilog for hardware design and modeling
1 online resource (xxviii, 374 pages) : illustrations.
SystemVerilog is a rich set of extensions to the IEEE 1364-2001 Verilog Hardware Description Language (Verilog HDL). These extensions address two major aspects of HDL based design. First, modeling very large designs with concise, accurate, and intuitive code. Second, writing high-level test programs to efficiently and effectively verify these large designs. This book, SystemVerilog for Design, addresses the first aspect of the SystemVerilog extensions to Verilog. Important modeling features are presented, such as two-state data types, enumerated types, user-defined types, structures, unions, and interfaces. Emphasis is placed on the proper usage of these enhancements for simulation and synthesis. A companion to this book, SystemVerilog for Verification, covers the second aspect of SystemVerilog.
1: Introduction to SystemVerilog -- 2: SystemVerilog Literal Values and Built-in Data Types -- 3: SystemVerilog User-Defined and Enumerated Data Types -- 4: SystemVerilog Arrays, Structures and Unions -- 5: SystemVerilog Procedural Blocks, Tasks and Functions -- 6: SystemVerilog Procedural Statements -- 7: Modeling Finite State Machines with SystemVerilog -- 8: SystemVerilog Design Hierarchy -- 9: SystemVerilog Interfaces -- 10: A Complete Design Modeled with SystemVerilog -- 11: Behavioral and Transaction Level Modeling -- Appendix A: The SystemVerilog Formal Definition (BNF) -- Appendix B: A History of SUPERLOG, The Beginning of SystemVerilog.
by Stuart Sutherland, Simon Davidmann, Peter Flake ; foreword by Phil Moorby.
Verilog (Computer hardware description language)