Text this: Cache and Interconnect Architectures in Multiprocessors /