Text this: Modeling, optimization and power efficiency comparison of high-speed inter-chip electrical and optical interconnect architectures in nanometer CMOS technologies /