Text this: Methodology for constructing reduced-order power block performance models for CSP applications :