Email Record: Minimizing and exploiting leakage in VLSI design /