Text this: The power of assertions in SystemVerilog /