rdf-syntax-grammar
mods:
  schema location: http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-2.xsd
  title info:
    title: P2VSim
    sub title: a simulation and visualization tool for the P2V compiler
  name:
    name part: Almeida, Oscar Michael.
    role:
      role term: creator
  name:
    name part: Liu, Jyh-Charn
    role:
      role term: thesis advisor.
  type of resource: text
  genre: bibliography
  origin info:
    place:
      place term: txu
    date issued: 2010
    issuance: monographic
  language:
    language term: eng
  physical description:
    form: remote
    extent: 1 online resource.
  abstract: The Property Specification Language (PSL) is an IEEE standard which allows developers to specify precise behavioral properties of hardware designs. PSL assertions can be embedded within code written in hardware description languages (HDL) such as Verilog to monitor signals of interest. Debugging simulations at the register transfer level (RTL) is often required to verify the functionality of a design before synthesis. Traditional methods of RTL debugging can help locate failures, but do not necessarily immediately help in discovering the reasons for the failures. The P2VSim tool presents the ability to combine multiple Verilog signals not only instantaneously, but also across multiple clock cycles, producing a graphical display of the state of active PSL assertions in a given RTL simulation. When using the P2VSim tool, users will write PSL assertions directly into their Verilog source files. After the tool searches for and loads the embedded assertions, execution trace monitors for the relevant Verilog signals are dynamically generated and written back into the Verilog source code. P2VSim then invokes an RTL simulator, Modelsim, to generate a simulation execution trace, requiring that the designer has some hardware or software testbench already in place. Next, the input PSL assertions are parsed into time intervals that have logical and temporal properties. These intervals are to be displayed graphically when PSL property checking is performed. Finally, the user is allowed to step through simulation one cycle at a time, while the tool applies the simulation execution trace to the instantiated time intervals, performing PSL property checking at each clock cycle. From this, the user can witness the exact clock cycles when PSL assertions are satisfied or violated, along with the causes of such results.
  note: by Oscar Michael Almeida.
  note: "Major Subject: Computer Engineering"
  note: Title from author supplied metadata (automated record created 2010-08-20 08:31:34).
  note: Electronic resource.
  note: Master of Science Texas A&M University 2009 http://hdl.handle.net/1969.1/ETD-TAMU-2009-05-606
  note: Includes bibliographical references.
  note: Text (Thesis)
  subject:
    topic: Major computer engineering
  subject:
    topic: P2V
  subject:
    topic: GUI
  subject:
    topic: PSL
  subject:
    topic: assertion-based verification
  identifier: http://hdl.handle.net/1969.1/ETD-TAMU-2009-05-606
  record info:
    record content source: TXA
    record creation date: 100915
    record change date: 20151201155337.0
    record identifier: in00002600923