Text this: Variation and power issues in VLSI clock networks /