Email Record: Empirical timing analysis of CPUs and delay fault tolerant design using partial redundancy /