Writing testbenches using System Verilog /
| Main Author: | |
|---|---|
| Corporate Author: | |
| Format: | eBook |
| Language: | English |
| Published: |
New York :
Springer Science+Business Media,
[2006]
|
| Edition: | [Rev. ed.]. |
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book Publisher description |
| Item Description: | Electronic resource. Includes index. This book presents the same concepts as the second edition published with title, Writing testbenches, but uses System Verilog as the sole implementation vehicle. The languages used in the second edition are still available. |
|---|---|
| Physical Description: | xxvi, 412 pages : illustrations ; 25 cm. |
| Bibliography: | Includes bibliographical references and index. |
| ISBN: | 0387312757 9780387312750 |
| DOI: | 10.1007/0-387-31275-7 |