Fully-depleted SOI CMOS circuits and technology for ultralow-power applications /
| Main Author: | |
|---|---|
| Corporate Author: | |
| Other Authors: | , |
| Format: | eBook |
| Language: | English |
| Published: |
Dordrecht, the Netherlands :
Springer,
[2006]
|
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book Publisher description |
| Item Description: | "The most important issue confronting CMOS technology is the power explosion of chips arising from the scaling law. Fully-depleted (FD) SOI technology provides a promising low-power solution to chip implementation. Ultralow-power VLSIs, which have a power consumption of less than 10 mW, will be key components of terminals in the coming ubiquitous-IT society"--P. [4] of cover. Electronic resource. |
|---|---|
| Physical Description: | xv, 411 pages : illustrations ; 25 cm. |
| Bibliography: | Includes bibliographical references and index. |
| ISBN: | 0387292187 9780387292182 |
| DOI: | 10.1007/978-0-387-29218-2 |