Leakage in nanometer CMOS technologies /
| Corporate Author: | |
|---|---|
| Other Authors: | , |
| Format: | eBook |
| Language: | English |
| Published: |
New York :
Springer,
2006.
|
| Series: | Series on integrated circuits and systems.
|
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book |
Table of Contents:
- Taxonomy of leakage : sources, impact, and solutions - Leakage dependence on input vector / Siva Narendra ... [et al.] - Power gating and dynamic voltage scaling / Benton Calhoun, James Kao, and Anantha Chandrakasan - Methodologies for power gating / Kimiyoshi Usami and Takayasu Sakurai - Body biasing / Tadahiro Kuroda and Takayasu Sakurai - Process variation and adaptive design / Siva Narendra ... [et al.] - Memory leakage reduction / Takayuki Kawahara and Kiyoo Itoh - Active leakage reduction and multi-performance devices / Siva Narendra ... [et al.] - Impact of leakage power and variation on testing / Ali Keshavarzi and Kaushik Roy - Case study : leakage reduction in Hitachi/Renesas microprocessors / Masayuki Miyazaki, Hiroyuki Mizuno, and Takayuki Kawahara - Case study : leakage reduction in the Intel Xscale microprocessor / Lawrence Clark - Transistor design to reduce leakage / Sagar Suthram, Siva Narendra, and Scott Thompson.