Text this: Design methodology for RF CMOS phase locked loops /