VLSI test principles and architectures : design for testability /
This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume. Most up-to-date coverage of design for testability. Coverage of indu...
| Other Authors: | , , |
|---|---|
| Format: | eBook |
| Language: | English |
| Published: |
Amsterdam ; Boston :
Elsevier Morgan Kaufmann Publishers,
[2006]
|
| Series: | Morgan Kaufmann series in systems on silicon.
|
| Subjects: | |
| Online Access: | Connect to the full text of this electronic book Table of contents Publisher description |
MARC
| Tag | First Indicator | Second Indicator | Subfields |
|---|---|---|---|
| LEADER | 00000cam a2200000Ia 4500 | ||
| 001 | in00002425446 | ||
| 006 | m d | ||
| 007 | cr cn||||||||| | ||
| 008 | 070806s2006 ne a sb 001 0 eng d | ||
| 005 | 20260609193622.6 | ||
| 020 | |a 9780123705976 | ||
| 020 | |a 0123705975 | ||
| 035 | |a (OCoLC)162573568 | ||
| 037 | |a 132281:132389 |b Elsevier Science & Technology |n http://www.sciencedirect.com | ||
| 040 | |a OPELS |c OPELS |d UtOrBLW | ||
| 049 | |a TEFA | ||
| 050 | 1 | 4 | |a TK7874.75 |b .V587 2006eb |
| 082 | 0 | 4 | |a 621.39/5 |2 22 |
| 245 | 0 | 0 | |a VLSI test principles and architectures : |b design for testability / |c edited by Laung-Terng Wang, Cheng-Wen Wu, Xiaoqing Wen. |
| 264 | 1 | |a Amsterdam ; |a Boston : |b Elsevier Morgan Kaufmann Publishers, |c [2006] | |
| 264 | 4 | |c ©2006 | |
| 300 | |a xxx, 777 pages : |b illustrations ; |c 25 cm. | ||
| 336 | |a text |b txt |2 rdacontent | ||
| 337 | |a computer |b c |2 rdamedia | ||
| 338 | |a online resource |b cr |2 rdacarrier | ||
| 490 | 1 | |a The Morgan Kaufmann series in systems on silicon | |
| 533 | |a Electronic reproduction. |b Amsterdam : |c Elsevier Science & Technology, |d 2007. |n Mode of access: World Wide Web. |n System requirements: Web browser. |n Title from title screen (viewed on Aug. 2, 2007). |n Access may be restricted to users at subscribing institutions. | ||
| 520 | |a This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume. Most up-to-date coverage of design for testability. Coverage of industry practices commonly found in commercial DFT tools but not discussed in other books. Numerous, practical examples in each chapter illustrating basic VLSI test principles and DFT architectures. Lecture slides and exercise solutions for all chapters are now available. Instructors are also eligible for downloading PPT slide files and MSWORD solutions files from the manual website. | ||
| 505 | 0 | |a Chapter 1 Introduction -- Chapter 2 Design for Testability -- Chapter 3 Logic and Fault Simulation -- Chapter 4 Test Generation -- Chapter 5 Logic Built-In Self-Test -- Chapter 6 Test Compression -- Chapter 7 Logic Diagnosis -- Chapter 8 Memory Testing and Built-In Self-Test -- Chapter 9 Memory Diagnosis and Built-In Self-Repair -- Chapter 10 Boundary Scan and Core-Based Testing -- Chapter 11 Analog and Mixed-Signal Testing -- Chapter 12 Test Technology Trends in the Nanometer Age. | |
| 504 | |a Includes bibliographical references and index. | ||
| 500 | |a Electronic resource. | ||
| 650 | 0 | |a Integrated circuits |x Very large scale integration |x Testing. | |
| 650 | 0 | |a Integrated circuits |x Very large scale integration |x Design. | |
| 650 | 6 | |a Circuits intégrés à très grande échelle |x Essais. | |
| 650 | 6 | |a Circuits intégrés à très grande échelle |x Conception et construction. | |
| 655 | 7 | |a Electronic books. |2 local | |
| 700 | 1 | |a Wang, Laung-Terng. | |
| 700 | 1 | |a Wu, Cheng-Wen, |c EE Ph. D. | |
| 700 | 1 | |a Wen, Xiaoqing. | |
| 730 | 0 | |a Referex. | |
| 776 | 1 | |c Original |z 0123705975 |z 9780123705976 |w (DLC) 2006006869 |w (OCoLC)64624834 | |
| 830 | 0 | |a Morgan Kaufmann series in systems on silicon. | |
| 856 | 4 | 0 | |u http://proxy.library.tamu.edu/login?url=https://www.sciencedirect.com/science/book/9780123705976 |z Connect to the full text of this electronic book |t 0 |
| 856 | 4 | 2 | |3 Table of contents |u http://www.loc.gov/catdir/toc/ecip069/2006006869.html |t 0 |
| 856 | 4 | 2 | |3 Publisher description |u http://www.loc.gov/catdir/enhancements/fy0632/2006006869-d.html |t 0 |
| 994 | |a C0 |b TEF | ||
| 999 | |a MARS | ||
| 999 | f | f | |s dcbba48d-cc05-3648-ab6f-136edb79b0c1 |i 84453d1c-6959-3096-bfb2-2c8dfd0a4291 |t 0 |
| 952 | f | f | |a Texas A&M University |b College Station |c Electronic Resources |s www_evans |d Available Online |t 0 |e TK7874.75 .V587 2006eb |h Library of Congress classification |
| 998 | f | f | |a TK7874.75 .V587 2006eb |t 0 |l Available Online |