Text this: Introduction to logic synthesis using Verilog HDL /